

UTILITY PATENT APPLICATION TRANSMITTAL

Under Small Entity Status

(New Nonprovisional Applications Under 37 CFR § 1.53(b))

Attorney Docket No. 75622.P0016

TO THE ASSISTANT COMMISSIONER FOR PATENTS:

Transmitted	herewith	is th	e patent	application	of	first	named	inventor,	David	R.	Welland,	entitled	METHOD	AND
<u>APPARATU</u>	S FOR RI	EDUC	ING INT	ERFERENC	E, f	or a(n):							

☑ Original Patent Application.									
□ Continuing Application (prior application not abandoned): □ Continuation □ Divisional □ Continuation-in-part (CIP) of prior application No: Filed on: □ A statement claiming priority under 35 USC § 120 has been added to the specification.									
Enclosed are:									
☐ Specification; 42 (w/ cover) Total Pages. ☐ Drawing(s); 7 Total Sheets.									
☐ Oath or Declaration:									
☑ A Newly Executed Combined Declaration and Power of Attorney:									
☑ Signed. □ Unsigned. □ Partially Signed.									
☐ A Copy from a Prior Application for Continuation/Divisional (37 CFR § 1.63(d)).									
☐ Incorporation by Reference. The entire disclosure of the prior application, from which a copy of the									
oath or declaration is supplied, is considered as being part of the disclosure of the accompanying									
application and is hereby incorporated herein by reference.									
☐ Signed Statement Deleting Inventor(s) Named in the Prior Application. (37 CFR § 163(d)(2)).									
☐ Power of Attorney. ☐ Return Receipt Postcard.									
☐ Associate Power of Attorney. ☐ A Check in the amount of \$955 for the Filing Fee.									
Preliminary Amendment. Information Disclosure Statement and Form P10-1449.									
A Duplicate Copy of this Form for Processing Fee Against Deposit Account.									
☐ A Certified Copy of Priority Documents (if foreign priority is claimed).									
☑ Statement(s) of Status as a Small Entity.									
☑ Assignment; Assignment Recording Sheet; A check for \$40.00 for the recording fee.									
Other:									
CLAIMS AS FILED									

CLAIMS AS FILED							
FOR	NO. FILED	NO. EXTRA	RATE	FEE			
Total Claims	60	40	\$9.00	\$ 360.00			
Independent Claims	9	6	\$40.00	\$ 240.00			
Multiple Dependent Cla	\$0.00						
Assignment Recording	\$0.00						
Basic Filing Fee	\$355.00						
			Total Filing Fee	\$ 955.00			

_ pursuant to 37 CFR § 1.25. At any time during the pendency of this to Deposit Account _ application, please charge any fees required or credit any overpayment to this Deposit Account.

Respectfully submitted

By:

Reg. No.37361

Date: 10-11

Correspondence Address:

Customer Number 22503

Davis & Johnson LLP PO Box 90698

Austin, TX 78709-0698 phone: 512-858-1218 fax:

512-858-1219



PATENT TRADEMARK OFFICE

I hereby certify that this is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" on the date indicated below and is addressed to:

> Box Patent Application Commissioner for Patents Washington, D.C. 20231

Typed Name: Bruce A. Johnson

Express Mail Label No.: EL 349960545 US

Date of Deposit: 10-11-50



PTO/SB/10 (1-99)

Approved for use through 9/30/00. OMB 0651-0031
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

STATEMENT CLAIMING SMALL ENTITY STATUS (37 CFR 1.9(f) & 1.27(c)) SMALL BUSINESS CONCERN	Docket Number (Optional) 75622.P0016					
Applicant, Patentee, or Identifier: David R. Welland. et al.						
Application or Patent No.:						
Filed or Issued:						
Title: METHOD AND APPARATUS FOR REDUCING INTERFERENCE						
I hereby state that I am ☐ the owner of the small business concern identified below: ☐ an official of the small business concern empowered to act on behalf of the con	ncern identified below:					
NAME OF SMALL BUSINESS CONCERN <u>Silicon Laboratories, Inc.</u>						
ADDRESS OF SMALL BUSINESS CONCERN 4635 Boston Lane, Austin, Texas 78	735					
I hereby state that the above identified small business concern qualifies as a small business concern as defined in 13 CFR Part 121 for purposes of paying reduced fees to the United States Patent and Trademark Office. Questions related to size standards for a small business concern may be directed to: Small Business Administration, Size Standards Staff, 409 Third Street, SW, Washington, DC 20416.						
 I hereby state that rights under contract or law have been conveyed to and remondard concern identified above with regard to the invention described in: ✓ the specification filed herewith with title as listed above. ✓ the application identified above. ✓ the patent identified above. 	nain with the small business					
If the rights held by the above identified small business concern are not exclusive, each individual, concern, or organization having rights in the invention must file separate statements as to their status as small entities, and no rights to the invention are held by any person, other than the inventor, who could not qualify as an independent inventor under 37 CFR 1.9(c) if that person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d), or a nonprofit organization under 37 CFR 1.9(e).						
Each person concern, or organization having rights in the invention is listed below: ☑ No such persons, concerns, or organizations exist. ☐ Persons, concerns, or organizations are listed below:						
Separate statements are required from each named person, concern, or organ invention averring to their status as small entities. (37 CFR 1.27)	nization having rights to the					
I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))						
NAME OF PERSON SIGNING David R. Welland						
TITLE OF PERSON IF OTHER THAN OWNER V.P. of Technolodgy						
ADDRESS OF PERSON SIGNING 4635 Boston Lane, Austin, Texas 78735						
SIGNATURE Off 2 LULL DATE October 10, 2000						

Burden Hour Statement. This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

UNITED STATES PATENT APPLICATION

FOR

METHOD AND APPARATUS FOR REDUCING INTERFERENCE

INVENTORS:

DAVID R. WELLAND DONALD A. KERTH CAIYI WANG

Prepared by:

Davis & Johnson, L.L.P P.O. Box 90698 Austin, TX 78709-0698 (512) 858-1218

Attorney Docket No. 75622.P0016

EL 349960545 US

October 11, 2000

"Express Mail" mailing label number

Date of Deposit

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

Bruce A. Johnson

(Typed or printed name of person mailing paper or fee) (Signature of person mailing paper or fee)

Signature of person mailing paper or fee)

METHOD AND APPARATUS FOR REDUCING INTERFERENCE

FIELD OF THE INVENTION

This invention relates generally to interference in circuits. In particular, this invention relates to a method and apparatus for reducing reference spurs and interference in a circuit such as a frequency synthesizer that may be implemented on a single integrated circuit (IC).

BACKGROUND OF THE INVENTION

In various types of circuits, interference causes problems with the operation of the circuits. In some circuits, the purity of signals in the circuit can significantly effect the performance of the circuits. For example, in a wireless communications system, the performance of the system may be dependent on the purity of synthesized output signals. Interference can therefore cause problems with the operation of the system.

15

20

10

5

Wireless communication systems typically require frequency synthesis in both the receive path circuitry and the transmit path circuitry. For example, cellular phone standards in the United States and Europe define cellular telephone systems with communication centered in two frequency bands, at about 900 MHz and 1800 MHz. For example, United States cellular phone standards include (1) the AMPS (analog), IS-54 (analog/digital), and IS-95 (analog/digital) standards in the 900 MHz frequency band, and (2) PCS (digital) standards in the 1800 MHz range. European cellular phone standards include (1) the TACS (analog) and GSM (digital) standards in the 900 MHz frequency band, and (2) the DCS1800 (digital) standard in the 1800 MHz range. A dual band

cellular phone is capable of operating in both the 900 MHz frequency band and the 1800 MHz frequency band.

Within the frequency bands, the cellular standards define systems in which base station units and mobile units communicate through multiple channels, such as 30 kHz (IS-54) or 200 kHz (GSM) wide channels. For example, with the IS-54 standard, approximately 800 channels are used for transmitting information from the base station to the mobile unit, and another approximately 800 channels are used for transmitting information from the mobile unit to the base station. A frequency band of 869 MHz - 894 MHz and a frequency band of 824 MHz - 849 MHz are reserved for these channels, respectively. Because the mobile unit must be capable of transmitting and receiving on any of the channels for the standard within which it is operating, a frequency synthesizer must be provided to create accurate frequency signals in increments of the particular channel widths, such as for example 30 kHz increments in the 800-900 MHz region.

15

20

25

10

5

Phase-locked loop (PLL) circuits including voltage controlled oscillators (VCOs) are often used in mobile unit applications to produce the desired output frequency (f_{OUT}). The output frequency may be made programmable by utilizing an output frequency feedback divider (÷N) and a reference divider (÷R) for an input reference frequency (f_{REF}). The output frequency produced is a function of the values selected for "N" and "R" in the divider circuits, such that $f_{OUT} = N(f_{REF}/R)$. The PLL circuitry typically utilizes a phase detector to monitor phase differences ($\Delta\theta$) between the divided reference frequency (f_{REF}/R) and the divided output frequency (f_{OUT}/N) to drive a charge pump. The charge pump delivers packets of charge proportional to the phase difference ($\Delta\theta$) to a loop filter. The loop filter outputs a voltage that is connected to the VCO to control its output frequency. The action of this feedback loop attempts to drive the phase difference

10

15

20

25

 $(\Delta\theta)$ to zero (or at least to a constant value) to provide a stable and programmable output frequency.

The values for the reference frequency and the divider circuits may be chosen depending upon the standard under which the mobile unit is operating. For example, within the United States IS-54 system, a PLL could be built such that $f_{REF}/R = 30 \text{ kHz}$ and such that N is on the order of 30,000. The output frequency, therefore, could then be set in 30 kHz increments to frequencies in the 900 MHz frequency band. Similarly, within the European GSM system, a PLL could be built such that $f_{REF}/R = 200 \text{ kHz}$ and such that N is on the order of 4,500. The output frequency, therefore, could then be set in 200 kHz increments to frequencies in the 900 MHz frequency band.

As mentioned above, the performance of the communication system, however, is critically dependent on the purity of the synthesized high-frequency output signals. For signal reception, impure frequency sources result in mixing of undesired channels into the desired channel signal. For signal transmission, impure frequency sources create interference in neighboring channels. A frequency synthesizer, therefore, must typically meet very stringent requirements for spectral purity. The level of spectral purity required in cellular telephone applications makes the design of a PLL synthesizer solution and, in particular, the design of a VCO within a PLL synthesizer solution quite demanding.

Three types of spectral impurity will typically occur in VCO circuits that are used in PLL implementations for frequency synthesis: harmonic distortion terms associated with the output frequency, spurious tones near the output frequency, and phase noise centered on the output frequency. Generally, harmonic distortion terms are not too troublesome because they occur far from the desired fundamental and their effects may

Attorney Docket No: 75622.P0016

10

15

20

25

be eliminated in cellular phone circuitry external to the frequency synthesizer. Spurious tones, however, often fall close to the fundamental. In particular, spurious tones at frequencies of $\pm f_{REF}/R$ and multiples thereof from the output frequency (f_{OUT}) are often found in the output frequency spectrum. These are called reference tones or reference spurs. Spurious tones, including reference spurs, may be required by a cellular phone application to be less than about -70dBc, while harmonic distortion terms may only be required to be less than about -20 dBc. It is noted that the "c" indicates the quantity as measured relative to the power of the "carrier" frequency, which is the output frequency.

Phase noise is undesired energy spread continuously in the vicinity of the output frequency, invariably possessing a higher power density at frequencies closer to the fundamental of the output frequency. Phase noise is often expressed as dBc/\dagger Hz or dBc/Hz. Because of the effect phase noise has on system performance, a typical cellular application might require the frequency synthesizer to produce an output frequency having phase noise of less than about -110 dBc/\dagger Hz at 100 kHz from the output frequency.

Because the phase noise specifications are so stringent in cellular phone applications, the VCOs used in cellular phone PLL synthesizer solutions are typically based on some resonant structure. Ceramic resonators and LC tank circuits are common examples. While details in the implementation of LC tank oscillators differ, the general resonant structure includes an inductor (L) connected in parallel with a fixed capacitor (C) and a variable capacitor (C_x). In the absence of any losses, energy would slosh between the capacitors and the inductor at a frequency $f_{OUT} = (1/2\pi)[L(C + C_x)]^{-1/2}$. Because energy will be dissipated in any real oscillator, power in the form of a negative conductance source, such as an amplifier, is applied to sustain the oscillation. It is often

10

15

the case that the series resistance of the inductor is the dominant loss mechanism in an LC tank oscillator, although other losses typically exist.

While it is highly desirable to integrate the VCO with the other components of the PLL onto a single integrated circuit for cost, size, power dissipation, and performance considerations, barriers to integration exist. One significant problem relates to the spurious tones mentioned above. When a VCO is integrated with the other components of the PLL, the digital circuitry in the PLL circuit (such as the N and R divider circuits) interferes with the operation of the VCO, resulting in spurs. One cause of this interference is the current through the digital circuitry which induces current into the VCO circuitry, causing the spurs. In short, although integration onto a single integrated circuit of a PLL implementation for synthesizing high-frequency signals is desirable for a commercial cellular phone application, integration is difficult.

The example mentioned above relates to interference which may effect the operation of a VCO or similar circuit. Problems with interference also exist in other situations. For example, in situations where a desired signal has a low voltage level, interference can cause problems, even where no resonant circuit is involved. It is therefore a desire to reduce interference in a wide range of applications and circuit types, in addition to those described above.

10

15

20

SUMMARY OF THE INVENTION

An apparatus and method of the invention is provided for reducing spurious tones present in a circuit. One embodiment of the invention provides a method of integrating a VCO and a PLL for a wireless communication system onto a single integrated circuit including the steps of forming an integrated circuit having both the PLL and the VCO integrated on the integrated circuit and applying one or more techniques to reduce the effects of spurious tones present near the frequency of the output of the VCO. One technique includes providing fixed divider circuitry for the PLL. Another technique includes reducing the mutual inductance between digital circuitry in the PLL and the VCO by placing a filter between digital circuitry in the PLL and a voltage source external to the integrated circuit in order to reduce the area of a high frequency current loop. Another technique includes identifying a conductive trace on the integrated circuit having a relatively long length and placing a conductive strip in the proximity of the identified conductive trace to help contain high frequency current flowing through the conductive trace within a current loop having a minimal area. Another technique includes forming at least some similar circuit elements on the integrated circuit such that adjacent circuit elements are mirror images of one another. Another technique includes providing a first block of digital circuitry connected to a second block of digital circuitry by a signal line, and inserting buffer circuitry between the first and second blocks of digital circuitry for containing high frequency current within the first block of digital circuitry. Another technique includes identifying circuitry in the integrated circuit in which the impedance of the circuitry changes over time during operation of the integrated circuit, and creating replica circuitry of the identified circuitry which operates in a phase opposite of the identified circuitry. Another technique includes the use of a filter coupled to the input of an integrated circuit.

15

20

Other objects, features, and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below.

5 BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings, in which similar references indicate similar elements and in which:

Figure 1 is a block diagram of phase locked loop (PLL) circuitry for synthesizing frequencies for a wireless communications device.

Figure 2 is a diagram showing a transmit loop and a receive loop to illustrate the cause of digital interference.

Figure 3 is a diagram showing first and second loops to illustrate the effect on the impedance of the first loop to a change in the impedance in the second loop.

Figure 4 is a block diagram of an embodiment of phase locked loop (PLL) circuitry of the present invention.

Figure 5 is a block diagram of a supply filter of the present invention.

Figure 6 is one embodiment of the supply filter shown in Figure 5.

Figure 7 is a schematic diagram illustrating a prior art circuit.

Figure 8 is a schematic diagram illustrating a conductive strip used to shield a signal line.

Figures 9-15 illustrate various embodiments of the conductive strip shown in Figure 8.

Figure 16 is a diagram illustrating the layout of circuit components in one embodiment of the present invention.

10

15

Figure 17 is a block diagram of original and replica circuitry of the present invention.

Figure 18 is a schematic diagram of original and replica circuitry of the present invention.

Figure 19 is a block diagram showing the use of buffers of the present invention to contain leakage current.

Figures 20-23 are schematic diagrams showing the use of buffers of the present invention to contain leakage current.

Figure 24 is a block diagram showing an integrated circuit with an input clock signal.

Figure 25 is a schematic diagram of an RC filter for isolating the input clock signal of an integrated circuit.

Figure 26 is a block diagram of a frequency synthesizer of the present invention.

DETAILED DESCRIPTION

The present invention contemplates a method and apparatus for reducing reference spurs and interference in a circuit. One application of the present invention contemplates a method and apparatus for synthesizing high-frequency signals by implementing a phase-locked loop (PLL) frequency synthesizer, including a voltage controlled oscillator, on a single integrated circuit (IC). In particular, the invention uses techniques to reduce spurious noise in the output signal of the VCO induced by the PLL digital circuitry. Note, however, that many of the techniques of present invention may also be applicable to any other type of circuit where interference is a problem.

10

15

20

25

5

Figure 1 is a block diagram of phase-locked loop (PLL) circuitry 100 for synthesizing frequencies required, for example, by a wireless communications device. The reference frequency (f_{REF}) 102 is received by a divide-by-R (÷R) counter 104, and the output frequency (f_{OUT}) 106 is received by a divide-by-N (÷N) counter 108. The resulting divided signals 110 and 112 are received by a phase detector 114. The phase detector 114 determines the phase difference ($\Delta\theta$) between the phase of the divided signal 110 and the phase of the divided signal 112. The phase detector 114 uses this phase difference ($\Delta\theta$) to drive a charge pump 116. The charge pump 116 provides an output that is filtered by a loop filter 118 to provide a voltage control (V_C) signal 120. The V_C signal 120 controls the output frequency (f_{OUT}) 106 of a voltage controlled oscillator (VCO) 122. The values for N and R may be selected to provide a desired output frequency such that $f_{OUT} = N$ (f_{REF}/R).

As discussed above, it is desirable for the PLL circuitry 100 to be integrated onto a single chip. For example, the dotted line 224 depicted in Figure 1 represents the

10

15

20

portions of the PLL circuitry 100 that have been integrated into a single integrated circuit in some prior art circuitry. The present invention, however, provides a frequency synthesis solution that is capable of full integration.

As mentioned above, when a VCO is integrated with the other components of a PLL, the digital circuitry in the PLL circuit may interfere with the operation of the VCO, resulting in spurs. When a frequency synthesizer attempts to tune to a frequency near a spur, problems result. One cause of this interference is the current through the digital circuitry which induces current into the VCO circuitry, causing the spurs. Since the edges of digital signals are so sharp, the harmonics of the interfering signals are significant, even in the Gigahertz range. Following is a description of this mechanism as a cause of digital noise.

Figure 2 is a diagram illustrating a transmit loop T and a receive loop R which will be used to illustrate a source of digital interference. The transmit loop T is comprised of one of many current loops present in digital circuitry. The transmit loop T is shown with a current source I_T to illustrate the source of current I_T flowing through the transmit loop T. The receive loop R may be comprised of a loop in other portions of a device, for example, in a VCO. The receive loop R includes an output voltage V_R . The loops R and T have a mutual inductance M which has a value based on the geometries of the loops R and T. As the current I_T flows through the transmit loop T, a magnetic field B is created which induces a current onto the receive loop R. This induced current in loop R is the source of voltage V_R . The value of the voltage V_R can be calculated as follows. The flux \varnothing_R through the receive loop R is expressed as:

$$\emptyset_R \equiv \int \vec{B} d\vec{a} \equiv MI_T$$
 (1).

15

Therefore, the voltage V_R can be expressed as

$$V_R = \frac{d\varnothing_R}{dt} = M \frac{dI_T}{dt} \qquad (2).$$

It can be seen by these equations that the voltage V_R is determined by the value of the mutual inductance M, and by the derivative of the current I_T. As discussed below, the present invention utilizes various techniques to reduce spurs by either minimizing the mutual inductance M of the transmit and receive loops, or by reducing the current I_T.

Figure 3 is a diagram showing a first loop 1 and a second loop 2 to illustrate the effect on the impedance Z_{EQ} of loop 1 of a change in the impedance Z_L in loop 2. Loops 1 and 2 represent current loops formed in various places in a circuit. For example, the loop 1 may be formed in a VCO, while loop 2 is formed in digital circuitry (described below). Following is a description illustrating how the impedance Z_{EQ} of loop 1 can be effected by a change in the impedance Z_L of loop 2. Following are equations for the impedances Z_{EQ} and Z_L :

$$Z_{EQ} = \frac{V_1}{I_1}$$
 (3); and
$$Z_L = -\frac{V_2}{I_2}$$
 (4).

Note the sign given the conventions.

The flux \emptyset_1 and \emptyset_2 of the loops 1 and 2 can be represented by the following equations:

20
$$\emptyset_1 = L_1 I_1 + M I_2$$
 (5); and

$$\varnothing_2 = L_2 I_2 + M I_1 \qquad (6).$$

Using the notation "s" for $\frac{d}{dt}$, the voltages V_1 and V_2 can be expressed as:

$$V_1 = s \emptyset_1 = s L_1 I_1 + s M I_2$$
 (7); and

$$V_2 = s \varnothing_2 = s L_2 I_2 + s M I_1$$
 (8).

15

20

5

Substituting the value of V_2 from equation (4) into equation (8) gives the following equation:

$$-I_2Z_L = sL_2I_2 + sMI_1 (9).$$

Solving for I₂, gives:

$$I_2 = -\frac{sM}{Z_{L+} sL_2} I_1 \tag{10}.$$

Substituting this value of I_2 into equation (7) results in:

$$V_1 = sL_1I_1 - \frac{s^2M^2}{Z_{L+}sL_2}I_1 = \left[sL_1 - \frac{s^2M^2}{Z_{L+}sL_2}\right]I_1 \quad (11).$$

Substituting this value of V_1 into equation (1) results in:

$$Z_{EQ} = sL_1 - \frac{s^2M^2}{Z_{L+}sL_2}$$
 (12).

It can be seen by equation (12) that a change in Z_L in loop 2 effects the value of Z_{EQ} in loop 1 as does a change in the self inductance L_2 or the mutual inductance M (as for example, a result of a change in geometry). Loop 1 may represent the inductance of the LC circuit. The impedance Z_{EQ} , then, is presented to the capacitor of the LC circuit. Therefore, the oscillation frequency is affected by a change in Z_{EQ} . If the impedance Z_L varies periodically with time and a change in Z_L effects the value of Z_{EQ} , the oscillation frequency varies with time (frequency modulation). As is well known in the art, low level periodic frequency modulation results in spurs in an oscillator output spectrum. Note that the magnitude of the spurs depends on the magnitude of the frequency modulation and the speed of the frequency modulation. For example, a square-wave frequency deviation of +/- 1.0 kHz with a period of 5.0 usec results in spurs +/- 200 kHz from the carrier having an amplitude of -49.9 dBc.

It is also evident that capacitive coupling between an oscillator and other circuitry that exhibits a changing impedance could also change the frequency of oscillation. As

10

15

20

discussed below, the present invention utilizes various techniques to reduce spurs by minimizing the amount that Z_{EO} changes during operation of the circuit.

The present invention uses a spur management strategy to reduce the amplitude of the spurs. This strategy can best be understood by looking at the causes (described above) of the interference between the PLL digital circuitry and the VCO. The management strategy uses a combination of one or more techniques which reduce the digital current, minimize mutual inductance, utilize field cancellation, prevent leakage current, and/or manage impedance. All of these techniques are described in detail below. Note that any one of the techniques may be used alone, or preferably, used in combination with one another.

The first technique attempts to reduce the digital current that causes spurs.

Looking at the PLL circuitry 100 shown in Figure 1, a major source of digital current that causes interference is the divide-by-R counter 104. In a typical prior art PLL, such as that shown in Figure 1, the divide-by-R counter is implemented using a synchronous programmable counter. Synchronous programmable counters are readily designed and can easily be programmed to divide by a desired amount. One problem with synchronous programmable counters is that the counter will have a large number of components.

Another problem with synchronous programmable counters is that every flip-flop in the counter is clocked at the same speed. The present invention reduces the digital current by reducing the number of components in the divide-by-R counter. This is accomplished by replacing the programmable counter by one or more fixed-value counters and clocking at least one of the counters at a slower rate.

10

15

20

25

Figure 4 is a block diagram of PLL circuitry 200 which is similar to the PLL circuitry 100 except that the programmable divide-by-R counter is replaced with two fixed-value counters 204 and 205. Figure 4 will be described in the example where the reference frequency (f_{REF}) 202 is 13 MHz and where the desired divided signal 210 is 200 kHz. This example corresponds to the desired frequency for the GSM standard. In this example, the desired value of R is 65 (since 13 MHz \div 65 = 200 KHz). Figure 4 shows a first divide-by-R1 counter 204 and a second divide-by-R2 counter 205. To divide by 65, R1 is given a value of 5 and R2 is given a value of 13, resulting in a total division of 65. This arrangement results in less digital current since the components of the counter 205 are clocked at $f_{REF}/R1$ rather than at f_{REF} . In addition, less support logic is required in a fixed counter versus a universally programmable counter. Of course, the counters 204 and 205 could be reversed. In some applications, the counters 204 and 205 could be replaced by more than two counters, so long as the desired division is accomplished. Similarly, any other digital circuitry that is found to cause spurs may be modified to reduce the digital current.

Note that Figure 4 shows only one example of how the digital current can be reduced. In another embodiment, the digital circuitry that comprises the divide-by counter(s) can be powered by a lower voltage than the remainder of the PLL circuitry. This will reduce the digital current in CMOS applications. In another embodiment, the adverse effect of the digital circuitry can be reduced by rounding the corners of the digital pulses generated by the counters. This will reduce the amplitude of the harmonic components of the digital current.

The next technique described attempts to reduce spurs by reducing the mutual inductance between current loops in the digital circuitry in the PLL and current loops in

the VCO. As is well known, the mutual inductance is dependent on the area of the transmit and receive loops. The present invention uses supply filters to reduce the area of these loops. Note that in the prior art, filters may be used to maintain a voltage supply, but not to reduce the area of a current loop.

5

10

15

20

25

In digital circuitry (such as the digital circuitry comprising divide-by counters 204 and 205), a transmit loop is formed through the digital circuitry back to a supply, such as the voltage source that supplies voltage to the digital circuitry. Since the voltage source is located off the IC, the transmit loop can be relatively large. The present invention uses a supply filter (e.g., a low pass filter) to shorten the current loop, thereby reducing the mutual inductance between the digital circuitry of the PLL and the VCO.

Figure 5 is a block diagram showing digital circuitry 326 and a supply filter 328 connected to a source of voltage (VDDD) and ground (GND). The supply filter provides a source of voltage VDDX to the digital circuitry 326 which is also connected to ground GND. The purpose of the supply filter 328 is to shorten the current loop formed through the digital circuitry and its voltage supply, at least for frequency components near the output frequency of the VCO. To illustrate this, Figure 5 illustrates two separate current loops. A first current loop 330 illustrates a current loop which flows through the digital circuitry 326 and through voltage supply circuitry (voltage source VDDD and bypass capacitor C) external to the IC. The area of the current loop 330 is relatively large by necessity of including off-chip components. A second current loop 332 illustrates a current loop which flows through the digital circuitry 326 and through the supply filter 328 which is formed on the IC. The area of the current loop 332 is small relative to the current loop 330.

10

15

20

25

Figure 6 is a schematic diagram illustrating one example of a supply filter 428 for use with digital circuitry 426. The supply filter 428 has a first section comprising capacitor C1 and resistor R1. The supply filter has a second section comprising capacitor C2 and resistor R2. The capacitor C1 is connected between voltage supply VDDX and ground GND. The resistors R1 and R2 are connected to each other between the voltage source VDDD and the digital circuitry 426. The capacitor C2 is connected between the node formed by resistors R1 and R2 and ground GND. If desired, the supply filter 328 could include more sections by adding additional capacitors and resistors connected in the same manner as the first two sections. In addition, the supply filter 328 shown in Figure 5 could also be provided by active circuitry. The details of any digital circuitry will determine a desired number of sections and the desired values of the components. In one embodiment, the supply filter 428 includes two sections with capacitors and resistors having the following values (R1 = 134Ω ; C1 = 81.0 pF; R2 = 134Ω ; C2 = 13.5 pF).

The purpose of the supply filter 428 is to shorten the current loops for high frequency components of current, while allowing low frequency components to supply power to the digital circuitry 426. Figure 6 illustrates three separate current loops. Of course, if the filter 428 had more sections, there would be more current loops. A first current loop 430 illustrates a current loop which flows through the digital circuitry 426, through voltage supply circuitry (and bypass capacitor C), and through resistors R2 and R1. The area of the current loop 430 is relatively large by necessity of including off-chip components. A second current loop 434 illustrates a current loop which flows through the digital circuitry 426, through capacitor C2 and resistor R1, and back to the digital circuitry 426. The area of the current loop 434 is small relative to the current loop 430. A third current loop 436 illustrates a current loop which flows through the digital circuitry 426, through capacitor C1, and back to the digital circuitry 426. The area of the

10

15

20

25

current loop 436 is also small relative to the current loop 430. To minimize the areas of loops 434 and 436, capacitors C1 and C1 should be placed as closed to the digital circuitry 426 as possible.

The supply filter 428 operates as follows. As mentioned above, the purpose of the supply filter 428 is to reduce the area of current loops for high frequency components of the current. In one embodiment, the first section of the supply filter 428 will cause approximately 90% of the high frequency components of the current to flow through current loop 436. Of the remaining 10% of the high frequency components of the current, approximately 90% will flow through the second current loop 434. As a result, only 1% of the high frequency components of the current will flow through the largest current loop 430. At the same time, DC current, and low frequency components of the current, will flow nearly uninhibited to the digital circuitry 426 from the external power supply. In this way, the net area of the high frequency current loop is reduced, reducing the mutual inductance at frequencies of interest, and thus reducing spurs.

The next technique described also attempts to reduce spurs by reducing the mutual inductance between current loops in the digital circuitry in the PLL and current loops in the VCO. The present invention uses conduits to reduce the area of the transmit loops by containing high frequency current flowing through a signal line which spans a large distance. This large distance may be 1 mm or more, for example.

Figure 7 is a schematic diagram of two circuit elements (in this example, inverters 540 and 542) connected together by a signal line 544. For current flowing through the signal line 544 from driving inverter 540 to load inverter 542, a return path is provided by ground return 546. Note that the ground return 546 may include a conductive path as

10

15

20

25

well as the entire substrate of the IC. Figure 7 also shows a route capacitance C_R formed by the signal line 544 and ground return 546 between the signal line 544 and the substrate or ground return 546. The route capacitance C_R causes additional high frequency current to flow through the path formed by the route capacitance C_R . The current loop for the high frequency components of the current which defines the mutual inductance has an area dependent on the placement of the components 540 and 542, the signal line 544, and the ground return 546. Figure 7 shows a route current loop 545 which flows through the route capacitance C_R , and therefore is distributed over a large area in the circuit. Note that the signal line 544 is capacitively coupled to the ground return 546 which includes the entire substrate in an IC. Also note that the schematic diagrams shown in Figures 7 and 8 are two-dimensional. In an actual IC, the entire substrate acts as a ground and current can flow back in three dimensions through a number of paths.

Figure 8 is a schematic diagram of two similar circuit elements 640 and 642 connected together by a signal line 644. The technique of the present invention uses a conductive strip 648 connected at one end 650 to ground (i.e., a reference voltage). The opposite end 652 of the conductive strip 648 is not connected to ground. As a result, the conductive strip 648 acts as a shield to the signal line 644 and provides a return path for high frequency components of the current which flows along the signal line 644. The strip 648 increases the route capacitance, but manages the return path. As a result of the strip 648, the signal line 644 is no longer capacitively coupled to the ground return 646, but is capacitively coupled to the conductive strip 648. Figure 8 shows a current loop 645 which flows through the route capacitance formed between the signal line 644 and strip 648. In other words, the loop area of the prior art (Figure 7) includes the area between the signal line 544 and the ground return 546, while the loop area of the present invention (Figure 8) includes the area between the signal line 644 and the conductive

strip 648. It can be seen that the loop area is greatly reduced by the conductive strip 648. Note that the conductive strip 648 is most effective with the end 652 not connected to anything since if it were otherwise connected, some of the current could flow back through the ground return 646.

5

10

15

Figures 9-15 illustrate many implementations of the conductive strip shown in Figure 8 in an IC having a substrate and three metal layers. Figure 9 is a sectional end view illustrating a silicon substrate 746 and three metal layers (METAL 1, METAL 2, METAL 3) of an IC. A signal line 744 is formed in the METAL 2 layer. A first conductive strip 754 is formed on the METAL 1 layer directly below the signal line 744. A second conductive strip 756 is formed on the METAL 3 layer directly above the signal line 744. Finally, conductive strips 758 are formed in the METAL 2 layer on each side of the signal line 744. The conductive strips 754, 756, and 758 are connected to each other by vias 760 and are grounded at one end (like conductive strip 648 is grounded at end 650). The opposite ends of the conductive strips 754, 756, and 758 are not connected to anything. As shown, the conductive strips 754, 756, and 758 surround the signal line 744 forming a conduit which shields the signal line 744 much like a coaxial cable is shielded. As mentioned above, the current loop area is greatly reduced by the conduit, reducing the mutual inductance of the loop to any other loop on the IC.

20

25

Figure 10 is a sectional side view taken along line 10-10 of Figure 9. Figure 10 helps to illustrate how the conductive strips are connected or not at each end. Figure 10 shows the conductive strips 754 and 756 connected to ground (the substrate 746) by contact 761 at one end 750. As shown, the opposite ends 752 are not connected to ground. The signal line 744 is shown extending past the ends 752 where it will be connected to a circuit component such as component 642 (Figure 8).

10

15

20

25

Figure 11 is a sectional end view similar to Figure 9. However, the conduit shown in Figure 11 includes two rows of vias 960 connecting the conductive strips 954, 956, and 958. The embodiment shown in Figure 11 more completely shields the signal line 944. Figure 12 is a top sectional view taken along line 12-12 in Figure 11 showing the signal line 944 and the conductive strips 958. Figure 12 also shows the layout of the vias 960. As shown, the vias 960 are arranged in separate staggered rows forming a "fence" or checkerboard type of pattern. This layout of vias 960 provides more shielding in the gaps between the conductive strips. Note that vias could be staggered in other ways.

Figure 13 shows an embodiment with only one conductive strip 1154 positioned between the signal line 1144 and the substrate 1146. The conductive strip 1154 is the same as the conductive strip 754 shown in Figure 9, but without vias or other conductive strips. Figure 14 shows an embodiment that provides better shielding that the embodiment shown in Figure 13. The embodiment shown in Figure 14 allows a signal to be routed in the METAL 3 layer, while providing shielding of the signal line 1244 by the combination of conductive strips 1254, 1258, and vias 1260. Figure 15 shows an embodiment with two conductive strips 1358 positioned on opposite sides of the signal line 1344. The conductive strips 1358 are the same as the conductive strips 758 shown in Figure 9, but without vias connected to other conductive strips. The embodiments shown in Figures 13-15 will help to shield the signal lines 1144, 1244, and 1344 but not as thoroughly as the embodiment shown in Figures 9-11. It can be seen that many different combinations of conductive strips and metal layers may be used to implement the conduits of the present invention.

10

15

20

25

Another approach attempts to reduce spurs using a cancellation technique. For this technique, components of the PLL circuitry are arranged such that fields of certain components cancel the fields of other similar components. In other words, where a certain component may induce a current in the VCO, a similar component is arranged to induce an opposite current in the VCO.

In one embodiment, the flip-flops of the divide-by-R counter (104, 204, 205 in Figures 1 and 4) are arranged with every other flip-flop having an opposite sense of current flow. In other words, every circuit component is a mirror image of the one next to it. Figure 16 is a diagram illustrating such an arrangement. Figure 16 shows a plurality of circuit components 1410 and 1412. Each of the circuit components in Figure 16 is shown with an arrow to distinguish components having opposite senses of current flow. In the example layout shown in Figure 16, the components 1410 are mirror images of components 1412. By arranging these components in this way, the fields generated by the components 1410 cancel the fields generated by the components 1412.

The next technique described addresses the problem of spurs caused by changes in impedance during the operation of a circuit. A change in impedance in a circuit occurs in portions of a circuit that change over time (see equation (12) above). For example, a flip-flop can change states (e.g., goes from high to low or low to high) during the operation of a circuit. When a flip-flop changes states, certain switching devices in the flip-flop are switched on or off. The switches that are turned on provide paths that define the geometry of various loops which, in turn, effects the inductance of the loops as well as the mutual inductance between loops. As was described above with respect to Figure 3, the frequency of oscillation of a VCO in the vicinity of a flip-flop will then vary with time, which results in spurs in the oscillator output spectrum.

The present invention alleviates the problem described above by isolating portions of the digital circuitry that cause the spurs as a result of changing impedance and cancels the changing impedance by adding replica circuitry which operates in an opposite phase. The portions of the digital circuitry which are more likely to cause spurs include circuitry where a signal line runs over a relatively long route, because the mutual inductance M will have a large value for a larger route. In the example of an inverter, a replica inverter is created and is controlled to always be in the opposite phase as the original inverter. In this way, the impedance looking into the inverters is approximately constant independent of the state of the inverters because when one inverter is high, the other inverter will be low, and vise versa. The original and replica inverters and their routes should be matched and placed as close together as possible.

Figure 17 is a block diagram illustrating how replica circuitry can be implemented. Figure 17 shows digital circuitry 1562 connected to a digital load 1564. A signal line 1566 is connected to the input of the digital circuitry 1562. As mentioned above, during operation, the digital circuitry 1562 will change states which can change the frequency of oscillation of a neighboring VCO. The signal line 1566 is also connected to an inverter 1568 so that the output of the inverter 1568 will always be high when the signal line 1566 is low, and vise versa. The output of the inverter 1568 is connected to replica circuitry 1570 which is connected to a replica load 1572. The replica circuitry 1570 and load 1572 are replicas of the digital circuitry 1562 and load 1564. By "replica", it should be understood that there may be some variations in the circuitry, but preferably, replica circuitry is designed to be as similar as possible and located as close as possible to the original circuitry. It is intended that when the digital circuitry 1562 is in one state, the replica circuitry 1570 is in the opposite state, thereby

10

15

20

25

creating a substantially constant impedance environment as seen by the neighboring VCO.

Figure 18 is a diagram illustrating an example where the digital circuitry is comprised of an inverter 1662 and the load is comprised of another inverter 1664. Figure 18 shows digital logic circuitry 1661 and 1665 to illustrate how the original inverter 1662 and replica inverter 1670 may fit with other digital circuitry on an IC. A signal line 1666 is connected between the digital logic 1661 and the original inverter 1662. The signal line 1666 is also connected to an inverter 1668 which creates an inverted control signal for the replica inverter 1670. Therefore, when the output of the inverter 1662 is high, the output of the replica inverter 1670 will be low, and vise versa. The inverter 1662 is connected to a digital load (inverter 1664). The replica inverter 1670 is connected to a replica digital load (inverter 1672). Note that the replica circuitry serves no purpose in the function of the IC other than to reduce spurs by maintaining a constant impedance environment as seen by the neighboring VCO. Figure 18 also shows a supply filter 328 connected to the digital logic 1661 for providing a voltage VDDX to the digital logic 1661. The filter 328 helps to reduce the mutual inductance M of uncanceled circuitry by minimization of loop area (in this case, the loop area of loop 2 (Figure 3), rather than the loop area of loop T (Figure 2)). Note therefore that the filter 328 shown in Figure 18 provides this benefit in addition to the benefits described with respect to Figures 5 and 6.

Note that if other techniques for reducing spurs are used with digital circuitry which is replicated, the replicated circuitry should apply the same techniques. For example, if a conduit (described above) is used on the connection between the inverters 1662 and 1664, then a conduit should be used between the replica inverters 1670 and 1672. Rather than using the inverter 1668, separate control signals could be generated

and used to control the circuitry, so long as the control signals keep the circuitry in opposite phases. Note that while the above discussion concentrates on magnetic coupling between loops, capacitively coupled impedance pulling is also canceled by the replicated circuitry.

5

10

15

20

25

The next spur reduction technique described is a way of reducing the mutual inductance between transmit and receive loops by containing leakage current in order to minimize the area of current loops. This technique is most applicable to situations where a block of dynamic digital circuitry receives a static control signal and/or sends a static status signal from/to another block of digital circuitry on the IC. As is described in more detail below, high frequency current can "leak" out from otherwise well-managed dynamic circuitry through the control or status lines, creating a large loop area.

Figure 19 is a block diagram showing a block of dynamic digital circuitry 1774 and a block of static digital circuitry 1776 connected together by a control line 1778 and a status line 1780. To prevent current from leaking out over the control and status lines 1778 and 1780, buffers 1782 and 1784 are placed on the control line 1778 and status line 1780, respectively. As is explained in detail below, the buffers 1782 and 1784 confine the leakage current within the digital circuitry 1774 and the buffers 1782 and 1784. It is desired to position the buffers 1782 and 1784 on or as close to the periphery of the dynamic digital circuitry 1774 as possible.

To help illustrate the function of the buffers, one embodiment of the buffers will be described. Figures 20 and 21 illustrate control and status lines without the benefit of the buffers of the present invention. Figure 20 is a schematic diagram illustrating a control line 1878 connected between dynamic digital circuitry (the left side of Figure 20)

Express Mail No: EL 349960545 US

25

Attorney Docket No: 75622.P0016

10

15

and static digital circuitry (the right side of Figure 20). The control line 1878 is, as by example, connected at one end to an inverter 1886 and to an inverter 1888 at the other end. Capacitance C_X is the capacitance between the control line 1878 and VDDX resulting from the proximity of the control line to VDDX or from the gate to source capacitance of the p-channel transistor of the inverter 1886. The supply filter capacitor C1 (see C1 in Figure 6) will be bouncing due to activity in the dynamic circuitry, providing current to the control line 1878 through the capacitance C_X . If the control line 1878 is low, this current will flow through the driving n-channel transistor of inverter 1888 or through capacitance C_A and return. This could result in a large current loop, which results in a large mutual inductance to a neighboring VCO. Worse yet, if the control line 1878 is high, the current will flow through C_A and also through the driving p-channel transistor of the inverter 1888 to VDDD. This could result in an even larger current loop, i.e., possibly leading off the IC to a bypass capacitor.

In addition to the problems identified above, more problems may occur if the status or control lines are routed near or across other signal lines or supply lines inside that dynamic digital circuitry block. In such a case, the status or control lines may be capacitively coupled to the other signal lines or supply lines, thus providing an escape route for leakage current.

20

25

The status line 1980 shown in Figure 21 is connected at one end to an inverter 1986 and to an inverter 1988 at the other end. If the status line is low, there is no problem with VDDX, but there may be problems with other signal routes (described above). If the status line is high, however, there is a direct connection to VDDX through the p-channel transistor of the inverter 1986 and current will flow from VDDX through route capacitance C_B and also through the receiving gates of the inverter 1988 to VDDD.

26

Attorney Docket No: 75622.P0016

It can be seen that without buffers, such as buffers 1782 and 1784 (Figure 19), high frequency current that might have otherwise been well localized to the dynamic circuitry and its filter is not contained and is allowed to flow outside the block of dynamic digital circuitry, resulting in a large loop area and a large mutual inductance.

5

10

Figures 22 and 23 illustrate an embodiment of the buffers of the present invention applied to the circuits shown in Figures 20 and 21. Figure 22 shows circuitry similar to that shown in Figure 20, but with a buffer 2082 inserted on the control line 2078. The buffer 2082 is preferably physically located on the IC on the periphery of the dynamic digital circuitry. The buffer 2082 is comprised of a first inverter 2090 and a second inverter 2092. The first inverter 2090 is powered by VDDX while the second inverter 2092 is powered by a buffer filtering capacitor C_{BUF} (through a filtering resistor (not shown)). With the buffer 2082 in place, high frequency current is confined within the dynamic digital circuitry (the left side of Figure 22), and perhaps within the buffer filter, without effecting the reception of the static signal on the control line 2078.

15

20

25

Figure 23 shows circuitry similar to that shown in Figure 21, but with a buffer 2182 inserted on the status line 2180. The buffer 2182 is preferably physically located on the IC on the periphery of the dynamic digital circuitry. The buffer 2182 is comprised of a first inverter 2190 and a second inverter 2192. The second inverter 2192 is powered by VDDD while the first inverter 2190 is powered by a buffer filtering capacitor C_{BUF} (through a filtering resistor (not shown)). With the buffer 2182 in place, high frequency current is confined within the dynamic digital circuitry (the left side of Figure 23), and perhaps within the buffer filter, without effecting the transmission of the static signal on the status line 2180.

10

15

20

25

While Figures 22 and 23 show inverters 2092 and 2190 as being powered by buffer filtering capacitor C_{BUF} (through a filtering resistor), these inverters could also be powered by VDDD and VDDX, respectively, although the isolation would be diminished. Also, while the buffers in Figures 22 and 23 are shown as inverters, other types of buffers could be used. Also, the "buffers" shown in Figures 19, 22, and 23 are not used in their conventional sense, that is, to bring a signal to an increased driving level. The buffers of the present invention are used for isolation purposes.

The next technique described addresses the problem of spurs caused by changes in impedance during the operation of a circuit. The problem addressed here relates to an input clock signal which an IC receives from an external clock source. Figure 24 is a block diagram showing an IC 2294 which receives a clock signal from an external oscillator 2296. Figure 24 also shows the LC tank of a VCO which is mutually coupled to the input clock signal. Spurs may occur around the output frequency of the VCO at frequencies offset by the frequency of the input clock (e.g., 13 MHz on either side of the output frequency for an input clock signal at 13 MHz). The spurs are a result of the impedance changing at the clock input of the IC as the clock input voltage changes. Specifically, the impedance looking into a comparator at the clock input changes when the state of the comparator changes. In addition, electrostatic discharge (ESD) protection diodes have a capacitance which is dependent on the voltage level. In general, any voltage dependent impedance may contribute to spurs.

Figure 25 is a schematic diagram illustrating one technique that addresses this problem. Figure 25 shows an RC filter inserted in the clock input line of the IC. The RC filter is comprised of a resistor R3 and a capacitor C3. As the values of R3 and C3 increase, the impedance looking into the IC at the VCO frequency is effected less by the

changes in impedance mentioned above. Therefore, by carefully selecting values for R3 and C3, the RC filter effectively isolates the impedance changes from the VCO but allows the clock signal to pass through. In one embodiment, where the input clock is 13 MHz, and where the output frequency of the LC tank is 900 MHz, R3 is a 500Ω resistor and capacitor C3 is a 5 pF capacitor. Of course, other suitable values may be selected, depending on the situation. Note that the resistor R3 shown in Figure 25 will not have ESD protection, so it must be sized accordingly. Therefore, the resistor R3 may take up a lot of area on the IC.

10

5

Note that similar RC filters could be used on other inputs or outputs of the IC, not just on clock inputs. The filters may be used on any interface pin (e.g., input and/or output) of a circuit. Also note that the filter could be comprised of an LC filter rather than an RC filter. In another embodiment, an external resistor or inductor can be used in place of the resistor R3 which is formed on the IC.

15

20

25

Figure 26 is a block diagram illustrating another example of circuitry with which the present invention may be used. Figure 26 illustrates a frequency synthesizer utilizing a digital and analog VCO implementation which provides an alternative to the circuit shown in Figure 4. A PLL 2600 is formed in which the phase detector, charge pump, and loop filter (see Figure 4) are replaced with a shift register 2607, phase detector 2614, and sample hold circuit 2615. The shift register 2607 has 20 outputs which are connected to the 21 inputs of the phase detector 2614. The phase detector 2614 has 20 outputs which are connected to the 20 inputs of the sample and hold 2615. Each of the techniques described above may be applied to the circuit shown in Figure 26, as well as any other desired circuits.

10

The circuit shown in Figure 26 is described in detail in commonly owned, co-pending patent application serial number 09/087,485, filed on May 29, 1998, and entitled "METHOD AND APPARATUS FOR GENERATING VARIABLE CAPACITANCE FOR SYNTHESIZING HIGH-FREQUENCY SIGNALS FOR WIRELESS COMMUNICATIONS", which is incorporated by reference herein.

In the preceding detailed description, the invention is described with reference to specific exemplary embodiments thereof. Various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

CLAIMS

What is claimed is:

- 1 1. A method of reducing interference in a circuit having a PLL, wherein the circuit is
- 2 formed on an integrated circuit, the method comprising the steps of:
- 3 providing a divider circuit at the input of the PLL for dividing the frequency of an input
- 4 signal by a desired amount; and
- 5 providing the divider circuit by placing a fixed-value divider at the input of the PLL to
- 6 reduce the digital current created by the PLL.
- 1 2. The method of claim 1, wherein the step of providing a divider circuit further
- 2 comprises the step of providing first and second dividers connected in series at the input
- 3 of the PLL, wherein the first and second dividers are fixed-value dividers.
- 1 3. The method of claim 2, wherein the one of the dividers divides the input
- 2 frequency by thirteen and the other divider divides the input frequency by five.
- 1 4. The method of claim 1, wherein:
- 2 the PLL is powered by a first voltage;
- 3 the divider circuit is powered by a second voltage; and
- 4 the second voltage is less than the first voltage.
- 1 5. A method of reducing interference present in a circuit comprising the step of:
- 2 reducing the mutual inductance between digital circuitry in a first portion of the circuit
- and circuitry in a second portion of the circuit by placing a filter between the

- 4 digital circuitry and a voltage source external to the circuit in order to reduce the
- 5 area of a high frequency current loop.
- 1 6. The method of claim 5, wherein the circuit is formed on an integrated circuit, and
- 2 wherein the first portion of the circuit includes PLL digital circuitry and the second
- 3 portion includes a VCO.
- 1 7. The method of claim 5, wherein the filter is a low pass filter.
- 1 8. The method of claim 5, wherein the filter creates a secondary current loop for
- 2 confining current at a desired frequency in the secondary current loop.
- 1 9. The method of claim 8, wherein the filter creates a third current loop for confining
- 2 current at a desired frequency in the third current loop.
- 1 10. The method of claim 5, wherein the filter is provided by placing a capacitor
- 2 across first and second nodes in the digital circuitry and placing a resistor between the
- 3 first node and the voltage source.
- 1 11. The method of claim 10, wherein the filter is further provided by placing a second
- 2 capacitor between the second node and the resistor and placing a second resistor between
- 3 the first resistor and the voltage source.
- 1 12. A method of reducing interference present in a circuit formed on an integrated
- 2 circuit comprising the steps of:
- 3 identifying a conductive trace on the circuit carrying high frequency digital current; and

- 4 placing a conductive strip in the proximity of the identified conductive trace to help
- 5 contain the high frequency current flowing through the conductive trace.
- 1 13. The method of claim 12, wherein the conductive strip is coupled to a reference
- 2 voltage at one end.
- 1 14. The method of claim 12, wherein the conductive strip has first and second
- 2 opposite ends, wherein the first end makes a connection to a reference voltage, and
- 3 wherein the second end makes no connection.
- 1 15. The method of claim 12, wherein the conductive strip is substantially parallel to
- 2 the identified conductive trace.
- 1 16. The method of claim 12, further comprising the step of placing a second
- 2 conductive strip in the proximity of the identified conductive trace.
- 1 17. The method of claim 16, further comprising the step of placing a third conductive
- 2 strip in the proximity of the identified conductive trace.
- 1 18. The method of claim 12, wherein the circuit includes PLL and VCO circuitry for
- 2 use with a wireless communications system.
- 1 19. A conduit for shielding a conductive trace carrying high frequency digital current
- 2 on a circuit formed on an integrated circuit in order to reduce interference present in the
- 3 circuit, the conduit comprising:
- 4 a first conductive strip positioned substantially parallel to the conductive trace; and

- 5 a contact connecting the conductive strip to a reference voltage.
- 1 20. The conduit of claim 19, wherein the contact is connected to the conductive strip
- 2 near an end of the conductive strip.
- 1 21. The conduit of claim 20, wherein the conductive strip is open at the opposite end.
- 1 22. The conduit of claim 19, further comprising a second conductive strip positioned
- 2 substantially parallel to the conductive trace.
- 1 23. The conduit of claim 22, wherein the first and second conductive strips are
- 2 positioned on opposite sides of the conductive trace.
- 1 24. The conduit of claim 19, wherein the circuit is an integrated circuit which
- 2 includes multiple metal layers, and wherein the conductive trace is formed on one of the
- 3 metal layers.
- 1 25. The conduit of claim 24, wherein the first conductive strip is formed on a first
- 2 metal layer.
- 1 26. The conduit of claim 25, further comprising a second conductive strip formed on
- 2 a second metal layer.
- 1 27. The conduit of claim 26, wherein the first and second conductive strips are
- 2 electrically connected together.

- 1 28. The conduit of claim 27, wherein the first and second conductive strips are
- 2 connected to the substrate of the integrated circuit.
- 1 29. The conduit of claim 19, wherein the integrated circuit includes PLL and VCO
- 2 circuitry for use with a wireless communications system.
- 1 30. A method of reducing interference present in a circuit, the circuit having a
- 2 plurality of similar circuit elements, the method comprising the step of:
- 3 forming at least some of the similar circuit elements on the circuit such that adjacent
- 4 circuit elements are mirror images of one another.
- 1 31. The method of claim 30, wherein the circuit is formed on an integrated circuit
- 2 having PLL and VCO circuitry for a wireless communications system.
- 1 32. The method of claim 30, wherein the circuit elements are flip flops.
- 1 33. The method of claim 32, wherein the flip flops form counters for the PLL.
- 1 34. A method of reducing interference present in a circuit, the method comprising the
- 2 steps of:
- 3 providing a first block of digital circuitry connected to a second block of digital circuitry
- 4 by a signal line; and
- 5 inserting buffer circuitry between the first and second blocks of digital circuitry for
- 6 containing high frequency current within the first block of digital circuitry.

- 1 35. The method of claim 34, wherein the circuit is formed on an integrated circuit
- 2 having PLL and VCO circuitry for a wireless communications system.
- 1 36. The method of claim 34, wherein the buffer circuitry is formed on an integrated
- 2 circuit near the location on the integrated circuit where the first block of digital circuitry
- 3 is formed.
- 1 37. The method of claim 34, wherein the signal line is a control line.
- 1 38. The method of claim 34, wherein the signal line is a status line.
- 1 39. The method of claim 34, wherein the buffer circuitry is comprised of one or more
- 2 inverters.
- 1 40. The method of claim 39, wherein at least one of the inverters is powered by a
- 2 filtering capacitor coupled to the at least one inverter.
- 1 41. A method of reducing interference present in a circuit formed on an integrated
- 2 circuit having PLL and VCO circuitry, the method comprising the step of:
- 3 identifying circuitry in the circuit in which the impedance of the circuitry changes state
- 4 over time during operation of the circuit; and
- 5 creating replica circuitry of the identified circuitry which operates in a state opposite of
- 6 the identified circuitry.

- 1 42. The method of claim 41, wherein the replicated circuitry has no function in the
- 2 circuit other than reducing interference.
- 1 43. The method of claim 41, wherein the identified circuitry is comprised of a first
- 2 inverter having a high state and a low state, wherein the replica circuitry is comprised of
- 3 a second inverter having a high state and a low state, and wherein the replica inverter is
- 4 controlled to be in the opposite state of the other inverter.
- 1 44. The method of claim 41, wherein the replica circuitry is comprised of circuitry
- 2 similar to the identified circuitry, the method further comprising the step of connecting an
- 3 inverter between an input of the identified circuitry and an input of the replica circuitry.
- 1 45. A filter for filtering an interface pin of integrated circuit having PLL and VCO
- 2 circuitry to reduce interference caused by signals at the interface pin of the integrated
- 3 circuit, the filter comprising:
- 4 a filter coupled to the interface pin of the integrated circuit.
- 1 46. The filter of claim 45, wherein the interface pin is a clock signal input for
- 2 receiving a clock signal from an external clock source, and wherein the filter isolates the
- 3 clock signal while allowing the clock signal to pass through to the integrated circuit.
- 1 47. The filter of claim 46, wherein the filter is an RC filter.

- 1 48. The filter of claim 47, wherein the filter is comprised of a capacitor connected
- 2 across the interface pin and a second pin of the integrated circuit and a resistor connected
- 3 between the interface pin and the external clock source.
- 1 49. The filter of claim 45, wherein the interface pin is an input, and wherein the
- 2 integrated circuit includes electrostatic discharge (ESD) circuitry, wherein the ESD
- 3 circuitry is coupled at a point between the filter and the remainder of the integrated
- 4 circuit.
- 1 50. The filter of claim 45, wherein the interface pin forms an input to the integrated
- 2 circuit.
- 1 51. The filter of claim 45, wherein the interface pin forms an output to the integrated
- 2 circuit.
- 1 52. A method of integrating VCO and PLL circuitry for a wireless communication
- 2 system onto a single integrated circuit comprising the steps of:
- 3 forming an integrated circuit having both PLL circuitry and VCO circuitry integrated on
- 4 the integrated circuit; and
- 5 applying one or more techniques to reduce interference present near the frequency of an
- 6 output of the VCO.
- 1 53. The method of claim 52, wherein the one or more techniques includes providing
- 2 fixed divider circuitry for the PLL.

- 1 54. The method of claim 53, wherein the divider circuitry further comprises first and
- 2 second series connected fixed dividers.
- 1 55. The method of claim 52, wherein the one or more techniques includes reducing
- 2 the mutual inductance between digital circuitry in the PLL and the VCO circuitry by
- 3 placing a filter between digital circuitry in the PLL and a voltage source external to the
- 4 integrated circuit in order to reduce the area of a high frequency current loop.
- 1 56. The method of claim 52, wherein the one of the one or more techniques includes:
- identifying a conductive trace on the integrated circuit carrying high frequency digital
- 3 current; and
- 4 placing a conductive strip in the proximity of the identified conductive trace to help
- 5 contain the high frequency digital current flowing through the conductive trace.
- 1 57. The method of claim 52, wherein the integrated circuit includes a plurality of
- 2 similar circuit elements, and wherein one of the one or more techniques includes forming
- 3 at least some of the similar circuit elements on the integrated circuit such that adjacent
- 4 circuit elements are mirror images of one another.
- 1 58. The method of claim 52, wherein one of the one or more techniques includes
- 2 providing a first block of digital circuitry connected to a second block of digital circuitry
- 3 by a signal line, and inserting buffer circuitry between the first and second blocks of
- 4 digital circuitry for containing high frequency current within the first block of digital
- 5 circuitry.


- 1 59. The method of claim 52, wherein one of the one or more techniques includes the
- 2 steps of:
- 3 identifying circuitry in the integrated circuit in which the impedance of the circuitry
- 4 changes over time during operation of the integrated circuit; and
- 5 creating replica circuitry of the identified circuitry which operates in a phase opposite of
- 6 the identified circuitry.
- 1 60. The method of claim 52, wherein the integrated circuit includes an interface pin,
- 2 wherein one of the one or more techniques includes the step of:
- 3 providing a filter coupled to the interface pin of the integrated circuit to reduce
- 4 interference caused by signals at the interface pin.

5

ABSTRACT OF THE DISCLOSURE

A method and apparatus is provided for reducing interference in circuits. A management strategy is provided to reduce reference spurs and interference in circuits. The management strategy uses a combination of one or more techniques which reduce the digital current, minimize mutual inductance, utilize field cancellation, prevent leakage current, and/or manage impedance. These techniques may be used alone, or preferably, used on combination with one another.

Express Mail No: EL 349960545 US 41 Attorney Docket No: 75622.P0016






FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6






FIG. 7 (PRIOR ART)










FIG. 10








FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26

DECLARATION/POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

METHOD AND APPARATUS FOR REDUCING INTERFERENCE

the specification	of which							
	is attached hereto.							
لــا	was filed on	as						
	United States Applica		•					
	or PCT International and was amended on	Application Number						
	man was amenated on	(if applicable)					
I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application. I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56. Foreign Application(s) and/or Claim of Foreign Priority I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:								
Country	Application No.	Date Filed	35 U.S.C. §119 Priority Claimed					
Provisional App I hereby claim the application(s) list Application No.	lication Claim of Priority be benefit under title 35, United S ed below:	tates Code, Section Filing I	119(e) of any United States provisional					
11		1 mig i	240					
U.S. Priority Cla	im benefit under Title 35, United S	States Code, Section	120 of any United States application(s) listed					

Express Mail No: EL 349960545 US Page 1/2 Attorney Docket No: 75622.P0016

below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I

acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

Application No.	Filing Date	Status	Status	

Power of Attorney

I hereby appoint the following attorney(s) and/or agent(s) with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith:

William D. Davis, Reg. No. 38,428; and Bruce A. Johnson, Reg. No. 37,361

Davis & Johnson LLP PO Box 90698 Austin, 78709-0698 Phone: 512-858-1218

Correspondence Address

Send Correspondence To:

Customer Number 22503



PATENT TRADEMARK OFFICE

Direct Telephone Calls to:

Bruce A. Johnson (512) 858-1218

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full	Name	of In	ventor:
------	------	-------	---------

David R. Welland

Citizenship: USA

Residence Address: Post Office Address:

112 W. 32nd St., Austin, TX 78705, USA

Inventor's Signature

Date October 10, 2000

Full Name of Inventor:

Donald A. Kerth

Citizenship: USA

Residence Address:

1002 Elm St., Austin, TX 78703, USA

Post Office Address:

same

Date October 10, 2000

Inventor's Signature _

Full Name of Inventor: Caiyi Wang

Citizenship: USA

Residence Address:

5729 Trelawney Lane, Austin, TX 78739, USA

Post Office Address:

same

same

Inventor's Signature

Date _

Oct. 10, 2000

Express Mail No: EL 349960545 US

Page 2/2

Attorney Docket No: 75622.P0016